- Locations: California, Texas, Massachusetts, Minnesota
- ASIC Verification Sr. Staff
- Conexant (Waltham, MA)
- ...Verilog and C++ (or Object Oriented Verification languages such as Vera, Specman or System Verilog) required. Experience with OVM/VVM, Verilog Assertions, Functional...
- Sr Sales Technical Leader
- Cadence Design Systems, Inc. (San Diego, CA)
- ...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
- ASIC Verification Engineer
- Intel (Austin, TX)
- ...computing functionality at 10/40Gb speeds. These testbenches are implemented using the Specman `e' language. As part of the pre-silicon Architectural Validation (AV)...
- Engineer, Design Verification Test (DVT)
- Marvell (Austin, TX)
- ...extensively used at least one of the following verification methodologies: C++/System Verilog/Vera/ Specman E language; and at least one of the following simulator...
- Technical Leader , Advanced Verification Technologies
- Cadence Design (San Diego, CA)
- ...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
- Sales Technical Leader , Advanced Verification Technologies
- Cadence Design Systems, Inc. (San Jose, CA)
- ...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
- Verification Engineers
- Koa Networks (San Jose, CA)
- Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
- Design Verification Engineer
- Spherion (Houston, TX)
- ...an approximately 6 month contract. Responsibilities: Test planning, test writing ( Specman /VHDL), debug, documentation, test bench creation, and working with the...
- ASIC Design verification engineer
- Resources Guru (San Jose, CA)
- Asic verification engineer-7+ yrs of experience working knowledge of Specman and Interlaken please send your resume at ###@resourcesguru.com feel free to call us...
- ASIC Verification Engineer
- Kutir Inc (Minneapolis, MN)
- ...constrained random verification tools such as System C, SystemVerilog, Vera or SpecMan . Please email your resume with hourly rate, availability, visa status and...
- Verification Engineers
- Koa Networks (San Jose, CA)
- Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
- Hardware Engineer
- AlphaSoft Services (San Jose, CA)
- ...a contractor with the following skills: - Must have extensive experience with Specman Verification tool from Cadence - Experience with Interlaken (High speed version...
- Verification Engineers
- Koa Networks (San Jose, CA)
- Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
- Senior Digital ASIC Verification Engineer
- Fusion408 (Santa Clara, CA)
- ...to take initiative on tasks. ? At least 2 years experience with Specman constrained random test-bench ? At least 1 year experience with Assertion-Based Verification...
