Sponsored

ASIC Verification Sr. Staff
Conexant (Waltham, MA)
...Verilog and C++ (or Object Oriented Verification languages such as Vera, Specman or System Verilog) required. Experience with OVM/VVM, Verilog Assertions, Functional...
techcareers.com (03/07/10)
 
Sr Sales Technical Leader
Cadence Design Systems, Inc. (San Diego, CA)
...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
View duplicates
KODA.us (02/06/10)
 
ASIC Verification Engineer
Intel (Austin, TX)
...computing functionality at 10/40Gb speeds. These testbenches are implemented using the Specman `e' language. As part of the pre-silicon Architectural Validation (AV)...
Intel (03/11/10)
 
Engineer, Design Verification Test (DVT)
Marvell (Austin, TX)
...extensively used at least one of the following verification methodologies: C++/System Verilog/Vera/ Specman E language; and at least one of the following simulator...
Marvell (03/13/10)
 
Technical Leader , Advanced Verification Technologies
Cadence Design (San Diego, CA)
...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
Climber.com (01/23/10)
 
Sales Technical Leader , Advanced Verification Technologies
Cadence Design Systems, Inc. (San Jose, CA)
...in creating Coverage Driven Verification environments utilizing e-language tools [ SpecMan ], Vera, SystemVerilog or SystemC/C++ is required. Track record of...
View duplicates
KODA.us (02/17/10)
 
Verification Engineers
Koa Networks (San Jose, CA)
Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
Climber.com (03/18/10)
 
Design Verification Engineer
Spherion (Houston, TX)
...an approximately 6 month contract. Responsibilities: Test planning, test writing ( Specman /VHDL), debug, documentation, test bench creation, and working with the...
AMightyRiver.com (03/18/10)
 
ASIC Design verification engineer
Resources Guru (San Jose, CA)
Asic verification engineer-7+ yrs of experience working knowledge of Specman and Interlaken please send your resume at ###@resourcesguru.com feel free to call us...
Dice.com (12/22/09)
 
ASIC Verification Engineer
Kutir Inc (Minneapolis, MN)
...constrained random verification tools such as System C, SystemVerilog, Vera or SpecMan . Please email your resume with hourly rate, availability, visa status and...
Dice.com (01/06/10)
 
Verification Engineers
Koa Networks (San Jose, CA)
Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
HotJobs (03/17/10)
 
Hardware Engineer
AlphaSoft Services (San Jose, CA)
...a contractor with the following skills: - Must have extensive experience with Specman Verification tool from Cadence - Experience with Interlaken (High speed version...
Dice.com (12/22/09)
 

Sponsored

Verification Engineers
Koa Networks (San Jose, CA)
Verification Engineers Skills: programming skills SystemVerilog Vera Specman computer architecture PCIe Hypertransport USB2 ASIC Job Description: Candidate will work...
Climber.com (03/18/10)
 
Senior Digital ASIC Verification Engineer
Fusion408 (Santa Clara, CA)
...to take initiative on tasks. ? At least 2 years experience with Specman constrained random test-bench ? At least 1 year experience with Assertion-Based Verification...
BusinessWorkforce.com (03/18/10)
 


 

RSS