Get email alerts for this search

RSS

Keyword : Substance Abuse Behavioral Health - System Analyst Lead Contract : Synergy Events - Syringe : Synopsys Place Route Jobs (1 - 10)

Sponsored

Senior Physical Methodology Engineer
Sun Microsystems (Santa Clara, CA)
...of results by working closely with physical design team, doing hands-on tuning of tools and flows. Requirements: Candidates should have extensive place -and- route experience with Synopsys Astro and ICC tools on high speed complex designs. Should have experience with static timing...
techcareers.com (11/30/09)
 
Hardware Engineer
Sun Microsystems (Santa Clara, CA)
...algorithms and incremental flow. Should have some knowledge of issues with sub-nano CMOS technologies. Experience with Perl, Tcl, memory allocators, and Synopsys place / route tools is a plus.Experience: Mid-CareerEducation: 0 yearsTo Apply:Sign up and submit your resume on Jobirn.
Jobirn.com (11/10/09)
 
Hardware Engineer
Sun Microsystems (Austin, TX)
...algorithms and incremental flow. Should have some knowledge of issues with sub-nano CMOS technologies. Experience with Perl, Tcl, memory allocators, and Synopsys place / route tools is a plus. Education and Experience: Univ degree in engineering and 5+ years of directly related exp...
Sun Microsystems (11/16/09)
 
Hardware Engineer
Sun Microsystems (Austin, TX)
...with deep sub-micron DRC and parasitic extraction. Should have good knowledge in timing and power optimization. Experience with Perl, Tcl, and Synopsys place / route tools is a plus. Education and Experience: Minimum BS in Electrical Engineering or Computer Engineering plus 3 years...
Sun Microsystems (11/24/09)
 
Hardware Engineer
Sun Microsystems (Santa Clara, CA)
...algorithms and incremental flow. Should have some knowledge of issues with sub-nano CMOS technologies. Experience with Perl, Tcl, memory allocators, and Synopsys place / route tools is a plus.Experience: Mid-CareerEducation: 0 yearsTo Apply:Sign up and submit your resume on Jobirn.
Jobirn.com (11/10/09)
 
Senior Physical Methodology Engineer
Sun Microsystems (Santa Clara, CA)
...of results by working closely with physical design team, doing hands-on tuning of tools and flows. Requirements: Candidates should have extensive place -and- route experience with Synopsys Astro and ICC tools on high speed complex designs. Should have experience with static timing...
Sun Microsystems (11/26/09)
 
Digital IC Design Engineer
Huawei USA (Plano, TX)
...skills with simulation and synthesis EDA tools. Specifically: Cadence NC-Sim (or Synopsys VCS, Mentor ModelSim), Synopsys DC, and Synopsys...level circuit designBe familiar with physical design and layout with Cadence 1st Encounter and standard cell place + route layout.
Jobirn.com (09/06/09)
 
Physical Design CAD Engineer
Qualcomm (San Diego, CA)
...in depth knowledge in physical synthesis, design partitioning, floor planning, place and route , and clock tree synthesis. Responsibilities Include:...implement improvements . Support ASIC physical design tools such as Synopsys ICC, Magma Talus and Cadence FE . Provide tool support...
Qualcomm (11/11/09)
 
Principal IC Design Engineer
Broadcom (San Diego, CA)
...develop flows for synthesis, static timing, formal verification, DFT, and place -and- route . This person must be creative in order...person will have intimate knowledge of EDA tools such as Synopsys (DesignCompiler, Formality, Primetime), Atoptech AP pnr, Cadence Conformal, Mentor...
Broadcom (11/18/09)
 
Physical Design Engineer
Artech Information Systems, LLC (Morris County, NJ)
...design tasks: physical synthesis, floorplanning, test insertion, clock tree synthesis, place and route , parasitic extraction, static timing analysis,...Cadence Encounter, Magma Blast Plan, Magma Blast Fusion, Magma Talus, Synopsys Design Power, , Avant! STAR-RC, and Synopsys ...
Jobirn.com (10/26/09)
 
Principal IC Design Engineer
Broadcom Corporation (Irvine, CA)
...develop flows for synthesis, static timing, formal verification, DFT, and place -and- route . This person must be creative in order...person will have intimate knowledge of EDA tools such as Synopsys (DesignCompiler, Formality, Primetime), Atoptech AP pnr, Cadence Conformal, Mentor...
Jobirn.com (11/25/09)
 
Sr Electrical Engineer I
Raytheon (Tucson, AZ)
...Analog circuit design, FPGA and ASIC design, power supply design, physical place and route , first article test and production support. The...tools such as ModelSim or NC Sim, synthesis tools such as Synopsys or Synplify, and back-end tools such as Xilinx ISE, Altera Quartus,...
View duplicates
Raytheon (11/19/09)
 

Sponsored

Senior Digital Engineer
SecureRF Corporation (Hartford, CT)
...3 to 5 years industry experience in digital design using Synopsys , Xilinx tool, or other tools is required. Coding in VHDL,...Knowledge in Matlab simulation tools. Knowledge of digital synthesis and place and route : non-overlapping clocks and clock trees, memory...
Engineering Central (11/01/09)
 
CAD/Design Flow Automation Engineer
Extreme Networks (NC)
...Cell Library, DRC, LVS, parasitic extraction flows, Synthesis, auto place and route , static and dynamic timing verification...and parasitic extraction tools is required. Expertise in Cadence, Synopsys , Mentor and Magma tools (aspects of design capture, simulation,...
techcareers.com (11/30/09)
 


 

RSS