Get email alerts for this search

RSS

Keyword : Vehicle Simulation - Visual Merchandising Manager International : Verilog Digital - Verizon Call Centers : Verilog Rtl Jobs (1 - 10)

Sponsored

Wpan IC Design Engineer
Broadcom (San Diego, CA)
...knowledge in languages relevant to the ASIC development process including Verilog , VHDL and C /C++/SystemC . Strong analytical, and problem...as well as hands-on lab debugging skills. Excellent knowledge of RTL simulation and synthesis. In-depth knowledge for design for low...
TheLadders (10/12/09)
 
Sr. Design Engineer $-open
ATR International (San Jose, CA)
...following duties: Developing the micro-architecture of signal processing/datapath blocks Implementing design using industry standard tools including RTL coding using verilog , synthesis, DFT and static timing analysis. Working with verification team and back-end team to successfully...
JobFox.com (09/01/09)
 
ASIC/FPGA Rtl Engineer
R Systems (Roseville, CA)
...experience in design & development of RTL blocks for FPGA and/or ASSP SoC platformsExperience with logic design using Verilog or VHDL RTL and one or more areas of ASSP/FPGA development: RTL Synthesis, Formal Verification and Gate SimulationStatic Timing and Timing Closure,...
Jobirn.com (10/31/09)
 
Sr. ASIC Design Engineer
Enphase Energy (Petaluma, CA)
...tasks than strict ASIC design, and willing to acquire new skills. Requirements: Requirements: * Minimum 7+ years of experience * Verilog RTL design, simulation, and verification of Mixed-Signal ASICs * Experience with Digital Signal Processing, DSL, ADC, DAC, FSK, Op Amp, Temperature...
Penn Energy.com (10/23/09)
 
Engineer Design
Broadcom (Irvine, CA)
...to deliver high-speed serial IO modules and ASIC for low power, low cost and cutting-edge performance. Responsibilities include: - Able to write Verilog RTL codes and follows design and DFT guidelines. - Able to write test benches in Verilog and/or higher level languages like...
Broadcom (11/20/09)
 
Engineer Design
Broadcom Corporation (Irvine, CA)
...engineers to deliver high-speed serial IO modules and ASIC for low power, low cost and cutting-edge performance.Responsibilities include:- Able to write Verilog RTL codes and follows design and DFT guidelines.- Able to write test benches in Verilog and/or higher level languages...
Jobirn.com (11/26/09)
 
Senior Digital IC Design Engineer
Broadcom (Irvine, CA)
...will be digital designer with extensive experience designing DSP building blocks and who is familiar with digital synthesis tools, verilog RTL coding, Primetime STA, back-end layout Responsibilities: * Design and specify micro-architecture * Develop and implement block level RTL...
Broadcom (11/24/09)
 
Senior Digital IC Design Engineer
Broadcom Corporation (Irvine, CA)
...be digital designer with extensive experience designing DSP building blocks and who is familiar with digital synthesis tools, verilog RTL coding, Primetime STA, back-end layoutResponsibilities:* Design and specify micro-architecture* Develop and implement block level RTL ,...
Jobirn.com (10/13/09)
 
Principle Digital Design Engineer (Job Code 2003)
InvenSense (Santa Clara, CA)
...correct 4. Proven track record of developing micro-architectures for memory/IO control, embedded processors, or mixed signal SOCs 5. Expert in Verilog coding and RTL simulation (NC Verilog / Verilog XL) 6. Effective communication and presentation skills 7. Strong references...
StartupHire.com (10/07/09)
 
IC Design Engineer 3
Analog Devices (Wilmington, MA)
...is an excellent opportunity for exposure to many technologies, as well as potential for career growth. Primary duties include : * Verilog RTL design and integration, logic synthesis and static timing * Design optimizations for reusability, area, power and timing * Verification of...
Analog Devices (11/15/09)
 
IC Design Engineer 3
Analog Devices (Wilmington, MA)
...is an excellent opportunity for exposure to many technologies, as well as potential for career growth. Primary duties include : yyy Verilog RTL design and integration, logic synthesis and static timing yyy Design optimizations for reusability, area, power and timing yyy Verification of...
AmericasJobExchange.com (11/14/09)
 
Senior ASIC Design Engineer - Storage
Modicom (San Jose, CA)
Senior ASIC Design Engineer - StorageRequirements:--Define the architecture of new product -- Verilog RTL design and coding --Synthesis, simulation and verifications designs --ASIC test and debugging Qualifications:--Requires a BSEE (MS preferred) or equivalent experience --5+ years...
Climber.com (11/20/09)
 

Sponsored

Principal Hardware Verification Engineer
Starent Networks Corporation (Tewksbury, MA)
...developing verification test benches. Excellent communication skills - verbal and written are required. Strong experience in FPGA RTL design in Verilog Skills:* SystemVerilog and/or systemC or similar high-level verification language.* Verilog and/or VHDL experience required.*...
JobFox.com (09/14/09)
 
Sr. Staff IC Verification Engineer
Broadcom (San Diego, CA)
...requirements and test plans for complex SOC based on Engineering Specifications. -Experience with and thorough understanding of up-to-date RTL simulation and verification methodology, tools and languages. -Assertion-based and formal checking verification, test code coverage and HW/SW...
TheLadders (10/12/09)
 


 

RSS